UT54LVDS328

Features

- 400.0 Mbps low jitter fully differential data path
- 200MHz clock channel
- 3.3V power supply
- 3.5mA LVDS TX output drivers
- · Cold sparing all pins
- Fast propagation delay of 3.5ns max
- Receiver input threshold <100mV
- Operational environment; total dose irradiation testing to MIL- STD-883 Method 1019
- Total-dose: 1 Mrad(Si)
- SEL immune (LET ≤ 100 MeV-cm2/mg)
- Packaging options:
 - 48-lead flatpack (1.4 grams)
 - Standard Microcircuit Drawing (SMD), 5962-20219
- · QML Q and V
- Compatible with TIA/EIA-644

Operational Environment

• Temperature Range: -55°C to +125°C

Total Dose: 1 Mrad(Si)

• SEL Immune: ≤ 100 MeV-cm2/mg

Introduction

The UT54LVDS328 400 Mbps Octal Repeater utilizes Low Voltage Differential Signaling (LVDS) I/O logic standard for low power, high speed operation, and reduced EMI. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. LVDS I/O enable high speed data transmission for point-to point interconnects. This device is designed for use as a high speed differential repeater.

The individual LVDS outputs can be put into Tri-State mode by use of the enable pins.

All pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.






Figure 1. UT54LVDS328 Repeater Diagram



IN1+	1		48	 OUT1+
IN1-	$-\frac{1}{2}$		47	OUT1-
IN2+	$-\frac{2}{3}$		46	OUT2+
IN2-	- 3 4		_	OUT2-
V DD	1 -		45	VDD
VSS —	5		44	VSS
IN3+	6		43	OUT3+
	7		42	
IN3- ——	8		41	OUT3-
IN4+	9		40	OUT4+
IN4-	10		39	OUT4-
ENCK —	11		38	V DD
CLK In+	12	UT54LVDS328	37	CLK Out-
CLK In-	13	BusRepeater	36	CLK Out-
END —	14	200000000	35	VSS
IN5+	15		34	OUT5+
IN5-	16		33	 OUT5-
IN6+	17		32	 OUT6+
IN6-	18		31	OUT6-
V DD	19		30	V DD
VSS	20		29	VSS
IN7+	21		28	OUT7+
IN7- —			27	OUT7-
IN8+	23		26	OUT8+
IN8	$-\frac{23}{24}$			OUT8-
	24		25	

Figure 2. UT54LVDS328 Pinout

Pin Description

Name	# of Pins	Description
INn+	8	Non-inverting LVDS input
INn-	8	Inverting LVDS input
OUTn+	8	Non-inverting LVDS output
OUTn-	8	Inverting LVDS Output
END	1	A logic low on the enable puts the LVDS data output into Tri-State and reduces the supply current
ENCK	1	A logic low on the enable puts the LVDS clock output into Tri-State and reduces the supply current
V_{SS}	5	Ground
V_{DD}	5	Power supply
CLK IN+	1	Non-Inverting Clock LVDS Input
CLK IN-	1	Inverting clock LVDS Input
CLK OUT+	1	Non-Inverting Clock LVDS Output
CLK OUT-	1	Inverting Clock LVDS Output



UT54LVDS328

Applications Information

The UT54LVDS328 provides the basic repeater function. The device operates as a 9 channel LVDS buffer. Repeating the signal restores the LVDS amplitude, allowing it to drive another media segment. This allows for isolation of segments or long distance applications.

The intended application of this device and LVDS signaling technique is for point-to-point baseband (single termination) data transmissions over controlled impedance media. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

Input Fail-Safe

The UT54LVDS328 also supports OPEN, shorted and terminated input fail-safe. Receiver output will be HIGH for all fail-safe conditions.

PCB layout and Power System Bypass

Circuit board layout and stack-up for the UT54LVDS328 should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range $0.01\mu\text{F}$ to $0.1\mu\text{F}$. Tantalum capacitors may be in the range of $2.2\mu\text{F}$ to $10\mu\text{F}$. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the UT54LVDS328, as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance and extends the effective frequency range of the bypass components.

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation, as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity in signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.



Operational Environment

Symbol	Parameter	Limit	Units
TID	Total Ionizing Dose ^(1,2)	1.0E6	rad(Si)
SEL	Single Event Latchup ⁽³⁾	≤100	MeV-cm ² /mg
Neutron Fluence	Neutron Fluence ⁽⁴⁾	1.0E13	n/cm ²

Notes:

- 1) For devices procured with a total ionizing dose tolerance guarantee, post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to maximum TID level procured.
- 2) Per MIL-STD-883, method 1019.9, condition A.
- 3) SEL characterization is performed at VDD = 3.6 V at 125°C.
- 4) Guaranteed by design but not tested.

Absolute Maximum Ratings¹

(Referenced to V_{SS})

Symbol	Parameter		Max	Units
V_{DD}	DC supply voltage	-0.3	4.0	V
V _{I/O}	Voltage on any pin	-0.3	$V_{DD} + 0.3$	V
I _{I/O}	DC current on any I/O pin	-10	10	mA
ESDHBM	HBM ESD Rating			٧
ESD _{CDM}	CDM ESD Rating			V
T _{STG}	Storage temperature		150	°C
P _D	Maximum power dissipation permitted @ Tc = +125°C		1.667	W
T _J	Maximum junction temperature ²		+150	°C
θ_{JC}	Thermal resistance, junction-to-case ³		15	°C/W
$I_{\rm I}$	DC input current		±10	mA

Notes:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2) Per MIL-STD-883, Method 1012.1, Section 3.4.1, PD = $(T_J(max) T_C(max) / \Theta_{JC})$
- 3) Test per MIL-STD-883, Method 1012.
- 4) For cold spare mode ($V_{DD} = V_{SS}$), $V_{I/O}$ may be -0.3V to the maximum recommended operating $V_{DD} + 0.3V$.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V_{DD}	Positive Supply voltage		3.6	V
T _{OP}	Temperature Range	-55	125	°C
T _C	Case temperature range	-55	125	°C
V _{IN}	DC input voltage, receiver inputs	0	2.4	V
	DC input voltage, logic inputs ⁽¹⁾	0	V_{DD}	V

Notes:

1) For END and ENCK signals only



DC Electrical Characteristics *1

 $(V_{DD} = 3.3V \pm 0.3V; -55^{\circ}C < T_{C} < +125^{\circ}C);$ Unless otherwise noted, Tc is per the temperature range ordered.

Symbol	Parameter	Condition	MIN	MAX	Unit	
CMOS/TI	TL DC Specifications (EN)					
V _{IH}	High-level input voltage		2.0	V_{DD}	V	
V_{IL}	Low-level input voltage		GND	0.8	V	
${ m I}_{ m IH}$	High-level input current	$V_{IN} = 3.6V$; $V_{DD} = 3.6V$	-10	+10	μΑ	
I_{IL}	Low-level input current	$V_{IN}=0V; V_{DD}=3.6V$	-10	+10	μΑ	
V_{CL}	Input clamp voltage	$I_{CL} = -18\text{mA}$		-1.5	V	
I _{CS}	Cold Spare Leakage current	$V_{IN} = 3.6V$; $V_{DD} = V_{SS}$	-20	+20	μΑ	
LVDS Out	tput DC Specifications (OUT+, OUT-)					
V_{OD}	Differential Output Voltage	R_L = 100 Ω (see Figure 9)	250	450	mV	
ΔV_{OD}	Change in V _{OD} between complimentary output states	$R_L= 100\Omega$ (see Figure 9)		35	mV	
Vos	Offset Voltage		1.055	1.550	V	
ΔV_{OS}	Change in Vos between complimentary output states	$R_{L} = 100\Omega V_{OS} = \frac{(V_{OH} + V_{OL})}{2}$		35	mV	
I_{OZ}	Output Tri-State Current	Tri-State output, $V_{DD} = 3.6V$ $V_{OUT} = V_{DD}$ or GND		±10	μΑ	
I_{CSOUT}	Cold Sparing Leakage Current	$V_{OUT}=3.6V$, $V_{DD}=V_{SS}$	-20	+20	μΑ	
$I_{OS}^{2,3}$	Output Short Circuit Current	$V_{OUT}+ OR V_{OUT}-= 0 V$		-25	mA	
LVDS REC	CE DC Specifications (IN+, IN-)					
V _{TH} ³	Differential Input High Threshold	$V_{CM} = +1.2V$		+100	mV	
V _{TL} ³	Differential Input Low Threshold	$V_{CM} = +1.2V$	-100		mV	
V_{CMR}	Common Mode Voltage Range	V _{ID} =210mV	0.2	2.00	V	
I_{IN}	Input Current	$V_{IN} = +2.4V$, $V_{DD} = 3.6V$	-10	+10	μΑ	
TIN	Input current	$V_{IN} = 0V, V_{DD} = 3.6V$	-10	+10	μΑ	
I _{CSIN}	Cold Spare Leakage Current	$V_{IN} = 3.6V$, $V_{DD} = V_{SS}$	-20	+20	μΑ	
Supply Current						
I_{CCL}	Total Supply Current	$R_L = 100\Omega$ END, ENCK= V_{DD} , V_{DD} = 3.6V		90	mA	
ICCZ	Tri-State Supply Current	END, ENCK = V_{SS} , V_{DD} = 3.6V		20	mA	

- * For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
- 1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground.
- 2) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time do not exceed maximum junction temperature specification.
- 3) Guaranteed by characterization.



AC Switching Characteristics *

 $(V_{DD} = +3.3V \pm 0.3V; T_A = -55 \, ^{\circ}C$ to $+125 \, ^{\circ}C);$ Unless otherwise noted, Tc is per the temperature range ordered.

Symbol	Parameter	Conditions	MIN	MAX	Unit
$t_{PHZ}^{(1)}$	Disable Time (Active to Tri-State) High to Z (Figure 7)	$R_L=100\Omega$, $C_L=10pf$		4.5	ns
$t_{PLZ}^{(1)}$	Disable Time (Active to Tri-State) Low to Z (Figure 7)	$R_L=100\Omega$, $C_L=10pf$		4.5	ns
t _{PZH} ⁽¹⁾	Enable Time (Tri-State to Active) Z to High (Figure 57)	$R_L=100\Omega$, $C_L=10pf$		11.0	ns
t _{PZL} ⁽¹⁾	Enable Time (Tri-State to Active) Z to Low (Figure 7) $R_L=100\Omega$			11.0	ns
t _{LHT} (1)	Output Low-to-High Transition Time, 20% to 80% (Figure 4 & 5)	$R_L=100\Omega$, $C_L=10pf$		1.3	ns
t _{HLT} (1)	Output High-to-Low Transition Time, 80% to 20% (Figure 4 & 5)	$R_L=100\Omega$, $C_L=10pf$		1.3	ns
t _{PLHD}	Propagation Low to High Delay (Figure 4 & 6)	$R_L=100\Omega$, $C_L=10$ pf		3.5	ns
T_{PHLD}	Propagation High to Low Delay (Figure 4 & 6)	R _L =100Ω, C _L =10pf		3.5	ns
T _{SKEW}	Differential Skew T _{PHLD} - T _{PLHD} (Figure 4 & 6)			900	ps
T _{CCS}	Output Channel-to-Channel Skew (Figure 4 & 6)			500	ps



^{*} For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

¹⁾ Guaranteed by design.




Figure 4. LVDS Output Load




Figure 5. LVDS Output Transition Time




Figure 6. Propagation Delay Low-to-High and High-to-Low






Figure 7. Output active to TRI-STATE and TRI-STATE to active




Figure 8. Output Channel-to-Channel Skew




Figure 9. Driver V_{OD} and V_{OS} Test Circuit or Equivalent Circuit



Packaging




Figure 10. 48-pin Flatpack



- 1) All exposed metallized areas are gold plated over electrically nickel per MIL-PRF-38535.
- 2) The lid is electrically connected to V_{SS}.
- 3) Lead finishes are in accordance with MIL-PRF-38535.
- 4) Dimension symbology is in accordance with MIL-PRF-38535.
- 5) Lead position and coplanarity are not measured.
- 6) ID mark symbol is vendor option: no alphanumerics.



UT54LVDS328

Ordering Information


UT54LVDS328 LVDS Repeater

Generic Data Sheet Part Numbering UT54LVDS328 - * **Lead Finish:** (A) (C) (X) **Hot Solder Dipped** Gold Factory option (gold or solder) Screening Level: (Notes: 1, 2, 3) (P) (C) (Temperature Range: 25°C only) **Prototype Flow** (Temperature Range: -55°C to +125°C) HiRel Flow Case Outline: (Note: 4) 48-lead Flatpack (dual-in-line) Access Time **Not Applicable** UT54LVDS328 = Octal LVDS Repeater

- 1) Lead finish (A, C, or X) must be specified.
- 2) If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Prototype flow per CAES Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4) HiRel Temperature Range flow per CAES Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed



UT54LVDS328 LVDS Repeater: SMD



- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.



UT54LVDS328

Data Sheet Revision History

REV	Revision Date	Description of Change	Author
0.1.0	01/31/2020	Initial Advanced Data Sheet	BM
0.1.1	04/14/2020	Electrical parameter updates from Design Engineering	BM
0.1.2	05/14/2020	Formatting and product description updates	BM
0.1.3	06/15/2020	Corrections to Radiation Effects: FEATURES + Operational Environment, p.1	ВМ
0.1.4	07/31/2020	Correction to Section 4, p. 4, Operational Environment: Neutron Fluence	ВМ
1.0.1	10/26/2020	Table 5, p. 5, V _{OS} range update. Changed from Advanced to Preliminary	ВМ
1.0.2	11/24/2020	Updated DS, FEATURES, p.1: TID = 1Mrad(Si) only.	BM
2.0.0	01/05/2021	Updated from "Preliminary Data Sheet" to [Released] "Data Sheet"	BM
2.1.0	03/08/2021	Corrected clerical errors	ВМ/ЈМ
2.2.0	06/28/2021	Corrected all RL=35 Ω to RL=100 Ω , p. 6, 7, 9	ВМ
2.2.1	07/29/2021	AMR Table, p.5: Added ESD ratings, edited AMR Table Notes	ВМ
2.2.2	09/08/2021	ROC Table, p.5: Corrected VDD operating voltage range	ВМ



UT54LVDS328

Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

