**September** 

Smart Power Switch Controller

# UT36PFD103



### **1 Features**

- 8V-36V eFUSE Power Switch Controller
	- o Single- or Dual-Supply Operation
- MIL-STD-461 CS106 Compatible to 56V
- Source Power Switching with Inrush current limiting
- Forward Overcurrent and Short Circuit Protection
	- o <500ns typical short circuit break response
- Optional OR\_FET with Reverse Current Protection
- Line and Load Side Voltage Monitor and Protection
- Optional Digital Voltage and Current Telemetry
- o 10-bit VIN/VOUT/IDS Telemetry (via PMBus®)
- Latching/Retriggerable/Pulsing Power FET Control
- Package Options:
	- o 47-Lead Dual Flatpack
	- o 16.1 x 10.75 mm, 0.635 mm pitch
	- $\circ$  Mass = 2.3gm
- Standard Microcircuit Drawing: 5962-20206

### **2 Introduction**

The UT36PFD103 Smart Power Switch Controller (SPSC) is an intelligent PowerMOSFET controller with load-side inrush current limiting and eFuse protection of current faults. An optional Ideal Diode (OR FET) facilitates redundant power architectures such as uninterruptable power supplies. The SPSC accommodates protection of the PowerFET SOA while providing flexible power switching control for a wide range of space applications.

### **3 Applications**

- Power Distribution with Short Circuit Protection
- SpaceVPX SpaceUM VS1 (+12V) Power Switching
- Uninterruptable Power Supplies
- Launch-Vehicle Long Power Harness Splicing
- Pyro ARM-FIRE Controller
- Thruster and Waveguide Actuation Controller





Figure 1-3-1. UT36PFD103 Block Diagram



#### **TABLE OF CONTENTS**







#### **TABLE OF FIGURES**





# 36PFD103

#### **4 Pinout Package Arrangement**



Figure 4-1. Package Pinout with Signal Groupings

#### **5 Pinlist**

#### Table 5-1: Pin Type Legend





# UT36PFD103

#### Table 5-2: Pin Definitions (Note 1)







### UT36PFD103





**September** 

#### Smart Power Switch Controller

### UT36PFD103





### UT36PFD103





# UT36PFD103



Note:

1) The SPSC is offered in a 47-Lead Flatpack providing an unpopulated pin gap between pins 13 and 14 to reduce the risk of shorting signals on the high-voltage domain to those on the low-voltage domain. The gap also helps ensure proper device orientation and reference for debug.



#### **6 Functional Overview**

The Smart Power Switch Controller (SPSC) provides a single device solution for controlling the gate of P-Channel Power MOSFETs while ensuring they remain within their specified Safe Operating Areas (SOAs). Combining adjustable current and voltage monitoring capability with flexible fault detection, isolation, and recovery, the SPSC integrates many of the critical functions required for power switching applications and often implemented with a number of discrete components. By integrating essential voltage and current monitoring the SPSC is able to reliably enable/disable the Power Switching MOSFET in accordance with detected fault conditions while providing telemetry to the power system manager. The following sections provide a brief summary of the major functional blocks making up the Smart Power Switch Controller.

#### **6.1 Load Slew Rate Control and Inrush Current Limiting**

The fundamental responsibility of the power switch controller is to turn a power bus isolating switch ON and OFF when commanded. To this end, the SPSC drives the gate of a P-Channel Power MOSFET (PFET) to establish/break the connection between the power line and a load. The SPSC monitors a variety of sources to determine if the LOAD switch should be ON or OFF.

When commanded to turn the switch ON, a Miller capacitor connected between the C\_MILLER pin and PFET DRAIN (LOAD side) terminal will limit the inrush current which results when the input supply charges the load capacitance. By knowing the application overcurrent limit ( $I_{LIM}$ ) or target peak inrush current, the CMILLER value is calculated as follows:

Rising VOUT: 
$$
C_{MILLER} = \left( \left( \frac{V_{GATE} - V_T}{R_{PD}} \right) + I_{BOOT} \right) * \frac{C_{LOAD}}{I_{LIM}}
$$
   
 Falling VOUT:  $C_{MILLER} = \left( \frac{V_T}{R_{PU}} - I_{BOOT} \right) * \frac{C_{LOAD}}{I_{LIM}}$ 

Where  $V_T$  is the threshold voltage of the external PowerFET;  $V_{GATE}$ , R<sub>PD</sub>, R<sub>PU</sub>, and I<sub>BOOT</sub> are gate driver characteristics specified in the electrical tables later in this datasheet.  $C_{\text{LOAD}}$  and  $I_{\text{LIM}}$  are application dependent.

Alternatively, if you know the rate at which you want to ramp the load voltage, you can calculate CMILLER with the following equation:

Rising VOUT: 
$$
C_{MILLER} = \left( \frac{V_{GATE} - V_T}{R_{PD}} \right) + I_{BOOT} \right) * \frac{\Delta t}{\Delta V_{OUT}}
$$
  
 Falling VOUT:  $C_{MILLER} = \left( \frac{V_T}{R_{PU}} - I_{BOOT} \right) * \frac{\Delta t}{\Delta V_{OUT}}$ 

Normally, the user would select a miller capacitor value that satisfies the desired ramp rate and current limit. Additionally, it is strongly recommended for the user to include a series 1.5k-ohm resistor between the C\_MILLER pin and the CMILLER capacitor. This resistor behaves as a current limiter for transient currents that may pass through the miller capacitor into the C\_MILLER pin during a rapid, short circuit, eFusing event of the load.

#### **6.2 OR FET Switch**

In many applications, especially those that are spaceborne, redundancy and cross strapping systems are extremely important. The SPSC includes the ability to control a second, ORing, PFET to provide an ideal diode function. When enabled and as long as monitored voltage and currents are appropriate, the SPSC will activate the ORing FET. If a reverse current is detected the OR FET will be disabled.

The proper orientation of the ORing PFET is to have common source configuration with the Hot Swap PFET connecting the LOAD side supply (as shown in Figure 1-3-1). This ensures the highest input line power will reach the Source terminal on the LOAD switch, powering the SPSC while blocking unintentional power to the load and reverse powering a redundant, disabled, or lower voltage line supply.

If the application doesn't require ORing, the feature can be disabled by driving the EN\_OR pin low and connecting RVRSP and AVDD to VIN.



11

**RELEASED** 

**September** 

**September** 

Smart Power Switch Controller

### T36PFD103

#### **6.3 Forward Current Monitoring**

By installing a current sensing resistor in series with the input power line and the LOAD PFET Source terminal and by connecting a gain setting resistor from the SET pin to the input power line, the user can measure the line-toload current through the SPSC. Using the voltage drop across the sense resistor, the SPSC mirrors a proportional current to the IMON pin. With a 1.6KΩ resistor connected between the IMON pin and GND, a voltage proportional to the load current is produced.

To set the desired line-load current limit, the user selects a SET resistor that produces a 1mA current when the voltage drop across the sense resistor is reached at the current limit. In equation form, the SET resistor is determined by:

> $Rset = \frac{Rsense * I limit}{1 mA}$  $1mA$

The line-load current limit state occurs when VIMON exceeds 1.6V. This occurs when 1mA flows through the 1.6Kohm resistor from IMON pin to AGND.

The user can either measure the IMON voltage to determine the current through the LOAD FET using the equation:

$$
I_{LOAD} = \frac{V_{IMON} * R_{SET}}{R_{IMON} * R_{SENSE}}
$$

or by using the PMBus functionality to read the 10-bit digitized representation of the IMON voltage. The full-scale ADC voltage relating IMON is 2V with 1.6V corresponding to the user defined Overcurrent threshold.

#### **6.4 Overcurrent Fault Protection**

Internally, the Smart Power Switch Controller compares the IMON voltage to a reference voltage. When the voltage surpasses 1.6V, nominal, the C\_FAULT pin begins to charge. The SPSC includes a "hiccup" feature that charges and discharges C\_FAULT based on the over/under threshold voltage of IMON. The charge/discharge ratio is 20:1.

If the C\_FAULT pin rises to the 1.6V threshold, the device declares an overcurrent fault condition. The SPSC responds by treating the LOAD PFET as an eFuse, switching it off to remove the voltage source from the load. Simultaneously, the CURR\_LIM\_B output is driven low.

Once a current fault is detected, the GATE\_INR controlling the LOAD PFET's gate is latched OFF and a restart command must be received to restore power to the load. A restart command occurs when one of the device control pins (EN\_B, EN\_INR, MRST\_B, SLEEP\_B) is toggled HIGH-LOW-HIGH or PMBus Operation.7 is set to 1.

Alternatively, the PMBus interface may be used to program the number of allowable restart attempts and the cooldown period before the restart is initiated.

#### **6.5 Short Circuit Break Fault Protection**

While the Overcurrent Fault Protection allows the system to trigger a fault based on an arbitrarily long elevated current condition, the Short Circuit Fault Protection circuitry monitors for a significantly higher current condition and rapidly opens (eFuses) the circuit by disabling the LOAD PFET when the user defined threshold is crossed.

With a resistor ( $R_{FAST}$ ) installed between the SENSEP pin and the bus power side of the current sense resistor ( $R_{SENSE}$ ), the SPSC's Short-Circuit Fault comparator evaluates the voltage drop across the sense resistor and RFAST. As the load current increases, the voltage drop across  $R_{SENSE}$  increases. When the voltage drop across  $R_{SENSE}$  becomes large enough, the Short Circuit Fault comparator declares a fault condition; disabling the LOAD PFET within 500ns, typical.



#### **6.6 Voltage Fault Protection**

By implementing a voltage divider between the input line voltage and the OVLO, UVLO pins and between the VOUT and FEEDBACK pins, the user can set thresholds for over-voltage (OVLO) and under-voltage (UVLO) faults on the input line voltage and for under-voltage (FEEDBACK) on the load side.

In the event of a fault on either UVLO or OVLO the G\_INR pin is driven to AVDD to disable the load PFET, PGOOD is driven low, and fault status information is updated in the PMBus fault response registers if PMBus functionality is enabled. A fault on FEEDBACK only affects the PGOOD output and corresponding PMBus status information.

#### **6.7 Voltage Monitoring**

When using the SPSC's PMBus functionality, the voltage on pins VIN and VOUT are digitized to 10-bit with 40.00V being the full-scale voltage range. PMbus commands READ\_VIN and READ\_VOUT are used by power management host to obtain this telemetry along with the monitored current.

#### **6.8 PMBus**

To get the maximum functionality from the SPSC, the PMBus feature must be utilized. Through the PMBus interface, a remote host controller can

- enable/disable the device
- configure Latched, Retrigger, and Pulsed modes
- obtain status on all fault conditions
- set retrigger and pulse delays
- defined retrigger count limits
- read 10-bit digitized representation of VIN, VLOAD, and IDS (aka IMON)

For spaceborne applications, system fault tolerance is often managed through redundancy. For this purpose, the SPSC provides a redundant SMBus port to access the common PMBus functions. The redundant SMBus implementation is coherent; allowing simultaneous PMBus access from the primary and secondary SMBus ports.

For applications that do not wish to use PMBus, the SPSC provides a PMB\_EN control signal to disable the PMBus functionality. The SPSC can perform bus switching, monitoring, and protection tasks without any PMBus involvement.





#### **7 Absolute Maximum Ratings (1, 2)**





Note:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification are not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

2) All absolute voltages referenced to AGND.

3) Technology voltage capability is provided to facilitate system derating requirements. This is not a recommended operating threshold.

4) Device compatible with CS106 EM Conducted Susceptibility testing.

5) This absolute maximum rating is limited by ground referenced ESD clamp, not by technology capability rating.<br>6) Per MIL-STD-883, method 1012, section 3.4.1, PD=(TJ(max)-TC(max))/0JC).

6) Per MIL-STD-883, method 1012, section 3.4.1, PD=(TJ(max)-TC(max))/θJC).

7) Per MIL-STD-883, method 3015.

#### **8 Operational Environment**

#### Table 8-1: Operational Environment



Note:

1) For devices procured with a total ionizing dose tolerance guarantee, post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A at an effective dose rate of 1 rad(Si)/sec up to maximum TID level procured.

2) Performed at VDD =  $3.6V$  & AVDD =  $36V$  at  $125^{\circ}$ C.

3) Performed at VDD =  $3.6V$  & AVDD =  $36V$  at 25<sup>o</sup>C.

4) Performed with highest energy ion selected at normal incidence.<br>5) Performed at VDD = 3.0V & AVDD = 36V at 25 °C.

Performed at VDD =  $3.0V$  & AVDD =  $36V$  at 25°C.



**September** 

# T36PFD103

### **9 Recommended Operating Conditions (1)**





Note:

1) AVDD and VDD are referenced to AGND.

2) 36V maximum continuous operation already accounts for 65% de-rating from the 56V technology capability.

3) Refer to Table 10-1 for potential VZ13P5\_HSx voltages.

4) AGND and DGND shall be shorted together at a common point on the user's PCB.

### **10 Electrical Characteristics (1)**

 $(AVDD = 8V \text{ to } 36V, VDD = 3.3V \pm 0.3V, -55^{\circ}C < T_C < +125^{\circ}C$ ; Unless otherwise noted,  $T_c$  is per the temperature range ordered.





Note:

1) All voltages referenced to DGND or AGND as appropriate.

2) For operation where 8V ≤ AVDD ≤ 10.5V, user should short VZ13P5\_HS to AGND to achieve maximum G\_INR & G\_OR potential.

3) CBYP<sub>VZ13P5\_HS</sub> must be at least 4 times larger than capacitance added to the C\_MILLER pin.



# UT36PFD103



Note:

**RELEASED** 

**September** 

1) All voltages referenced to DGND or AGND as appropriate.



#### Table 10-3: Low Voltage Digital I/O Electrical Characteristics











Note:

1) Guaranteed by characterization; not tested.<br>
2) Provided as applications information only, no<br>
3) Guaranteed by design, not tested.<br>
4) For ADDR4, only, the mid point ternary spec Provided as applications information only, neither guaranteed nor tested.

Guaranteed by design, not tested.

4) For ADDR4, only, the mid point ternary specifications do not apply because only a HIGH and LOW state are required for the address decoding logic.



#### Table 10-4: Low Voltage Analog I/O Electrical Characteristics

Unless otherwise noted, the following parameters are tested with AVDD=8V and VDD = 3.0V & 3.6V.







Note:

D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

- 1) V<sub>IMON\_TOL</sub> only includes comparator error sources that are specific to the device: Offset Voltage, Reference Accuracy, and Noise. Effective current limit detection tolerance will increase in a Root Sum Square (RSS) fashion with I<sub>IMON\_TOL</sub> and user dependent error sources such as RIMON, RSENSE and RSET tolerances.
- 2) I<sub>IMON\_TOL</sub> is a function of current sense amplifier error sources (Amplifier Offset Voltage and Gain Error) at the target current limit.
- 3) Guaranteed by characterization; not tested.
- 4) Provided as applications information only, neither guaranteed nor tested.<br>5) Functionally tested only.
- Functionally tested only.
- 6) Effective comparator threshold tolerance can be approximated using root sum square of error sources
	- (e.g.  $\sqrt{{96V_{OS}}^{2}+ {96V1P6_{REF\_TOL}}^{2}+ {96Noise^{2}}+ {RSENSE_{TOL}}^{2}+ {RSET_{TOL}}^{2}+ {RIMON_{TOL}}^{2}}$
- 7) An external capacitor on the IREF pin is not recommended for normal operation. A probe load up to the specified maximum capacitance is allowed for test and debug purposes.

8) The frequency of the adjustable C\_TIMER clock is set by connecting a user selectable capacitor from the C\_TIMER pin to DGND. Oscillator frequency can be calculated with the following equations. Refer to Section 12. Typical Performance Characteristics for more detailed data to populate the variables in these equations.

 $T_{c\_TIMER} =$  $2 * (V_{T+} - V_{T-}) * C_{TIMER}$  $\frac{Z*(V_{T+}-V_{T-})*C_{TIME}}{mean(I_{CHARGE}, I_{DISCHARGE})} - 1 \mu s; F_{C\_TIMER} = \frac{1}{T_{C\_TL}}$ T<sub>C\_TIMER</sub>



**September** 

# UT36PFD103

### Table 10-5: High Voltage Analog I/O Electrical Characteristics

Unless otherwise noted, the following parameters are tested with AVDD = 8V and VDD = 3.0V

Symbol	Parameter	Conditions	Min	<b>Max</b>	<b>Units</b>		
	PMOS Power FET Gate Driver (referenced to AVDD)						
G_OR, G_INR				<b>AVDD</b>	<b>AVDD</b>		
<b>VOFF</b>	Power FET Gate OFF Voltage			$-0.1$	$+0.1$	V	
$V_{ON}$ $(1)$	Power FET Gate ON Voltage below <b>AVDD</b>	VGS_DRV = HIGH @AVDD=36V		12	15	V	
		VGS_DRV = LOW @AVDD=36V		7.5	10	V	
$R_{PU\_FAST}$	Fast Gate Driver Pull-Up Resistance	$AVDD = 36V$		3	12	Ω	
$R_{PU NORM}$	Normal Gate Driver Pull-Up Resistance	$AVDD = 36V$		20K	42K	Ω	
$R_{\rm PD\_INR}$	<b>INR Gate Driver Pull-Down Resistance</b>	$AVDD = 36V$		140K	260K	Ω	
$R_{PD\_OR}$	OR Gate Driver Pull-Down Resistance	$AVDD = 36V$		70K	130K	Ω	
$I_{\text{BOOT}}$	Driver Pull-down Bootstrap Current	$AVDD = 36V$		8	30	μA	
$COUT$ <sup>(2)</sup>	Pin Capacitance			50	pF		
C_Miller	Miller Capacitance (referenced to AVDD)						
$V_{FS}$ (3)	Full-Scale Voltage Range	$AVDD = 36V$		<b>AVDD</b> $-15$	<b>AVDD</b>	V	
$R_{PU}$ (3,4)	Charging/Pull-Up Resistance	MRST_B=LOW		3	12	Ω	
		During Short Circuit Break		3	12		
		During Normal Gate Driver Disable		20K	42K		
$R_{PD}$ (3)	Discharging/Pull-Down Resistance			140K	260K	Ω	
$C_{IN}$ (2)	Pin Capacitance				20	pF	
VIN, VOUT	<b>Input and Output Bus Voltage Monitor (referenced to AGND)</b>						
$V_{FS}$ (5)	Full-Scale Voltage Range			0	40	V	
$R_{IN}$ (3)	<b>Input Resistance</b>			$\overline{\mathbf{5}}$	10	MΩ	
$I_{IN}$	<b>Input Current</b>	AVDD=VIN=VOUT=36V		3.65	7.25	μA	
$C_{IN}$ (2)	Pin Capacitance				20	pF	
	Chopper Stabilized High-Side Current Sense Amplifier (referenced to VZ5_HS) SET (-), SENSEM (+) (Inputs); IMON (Output)						
		G_INR=LOW	$R_{\text{SET}} = 25\Omega$	22	30		
$V_{T\_CL}$	<b>Current Limit Threshold</b> (VAVDD-VSENSEM)	$(x VZ13P5_HS)$ EN INR=HIGH EN_B=LOW	$R_{\text{SET}} = 50\Omega$	45	58	mV	
			$R_{\text{SET}} = 100\Omega$	90	110		
RSET_TOL <sup>(3)</sup>	Recommended RSET Tolerance			$\pm 0.1$		$\frac{0}{0}$	
$V_{OS}$ <sup>(3)</sup>	Input Offset Voltage	$(V_{AVDD}-V_{SENSEM}) < 5mV$		$-4.8$	4.8	mV	
		(VAVDD-VSENSEM) > 5mV		$-200$	200	μV	
$G_{ERR}^{(3)}$	Gain Error at IMON	@ 20% of V <sub>T_CL</sub>	$V_T$ c <sub>L</sub> = 25mV		± 6.9		
			$V_{T\_CL} = 50$ mV		± 3.4		
			$V_T$ cL = 100mV	± 1.7		$\frac{0}{0}$	
		@ 100% of V <sub>T CL</sub>	$V_{T\_CL} = 25mV$	± 0.6			
			$V_{T\_CL} = 50$ mV	± 1.1			
			$V_T$ c <sub>L</sub> = 100mV		± 2.2		
VCMR <sup>(3)</sup>	Common Mode Voltage Range			<b>AVDD</b> $-0.5$	<b>AVDD</b> $+0.5$	V	
CMRR <sup>(3)</sup>	Common Mode Rejection Ratio				$-75$	dB	
PSRR <sup>(3)</sup>	Power Supply Rejection Ratio				-60	dB	
$C_{IN}$ (2)	<b>Internal Pin Capacitance</b> (SET and SENSEM pins)				35	pF	



# UT36PFD103



Note:

**RELEASED** 

**September** 

1) The G\_INR and G\_OR pins drive the Gate terminal of externally supply P-Channel MOSFETs. Their turn-on voltages are below the AVDD rail and limited by the voltage of the VZ13P5\_HS pin and the state of VGS\_DRV.

2) Guaranteed by characterization; not tested.

3) Provided as applications information only, neither guaranteed nor tested.

4) The charging (Pull-Up) resistance on the C\_MILLER pin depends on the condition commanding the pin to AVDD. During reset (Power-on-reset, and manual reset) and short circuit detection, C\_MILLER is charged with an independent pull-up from standard gate driver controls. All other commanded (e.g. EN\_INR, EN\_OR, etc) and fault driven (e.g. UVLO, Overcurrent, etc.) disabling of G\_INR rely on the normal G\_INR pull-up resistance to charge C\_MILLER to AVDD.

5) Functionally tested only.



**September** 

# T36PFD103

### Table 10-6: Three Channel Analog-to-Digital Converter Characteristics

Unless otherwise noted, the following parameters are tested with AVDD = 40V and VDD = 3.0V & 3.6V



Note:

1) Provided as applications information only, neither guaranteed nor tested.

2) Accuracy at the ADC output includes all device specific errors sources (e.g. gain errors, offsets, noise, etc.). It does not include the contribution of externally selected user components like resistor tolerances.

3) Functionally tested only.<br>4) Calculated from best fit I

Calculated from best fit least mean squares method.



# **36PFD103**



LSB 0.00195313

Figure 10-1. ADC Ideal Transfer Function



**September** 

Smart Power Switch Controller

# 36PFD103

### **11 Timing Characteristics**

 $(AVDD = 8V \text{ to } 36V, VDD = 3.3V \pm 0.3V, -55^{\circ}C < T_C < +125^{\circ}C);$ Unless otherwise noted,  $T_c$  is per the temperature range ordered.

Table 11-1: Current Limit Response Timing

Unless otherwise noted, the following parameters are tested with AVDD = 8V & 36V and VDD = 3.0V & 3.6V



Note:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.<br>2) Guaranteed by design, not tested

Guaranteed by design, not tested



Figure 11-1. Current Limit Response Timing Diagram

# 36PFD103

#### Table 11-2: Reverse Current and Short Circuit Break Timing

Unless otherwise noted, the following parameters are tested with  $AVDD = 8V$  & 36V and  $VDD = 3.0V$  & 3.6V



Notes:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.<br>2) Provided as applications information only, neither guaranteed nor tested.

Provided as applications information only, neither guaranteed nor tested.







**September** 

# 36PFD103

#### Table 11-3: Voltage Fault and PGOOD Timing

Unless otherwise noted, the following parameters are tested with  $AVDD = 36V$  and  $VDD = 3.0V$  & 3.6V



Note:<br> $1)$ 

Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.



Figure 11-3. Voltage Fault and PGOOD Timing Diagram



**September** 

Smart Power Switch Controller

# 36PFD103

#### Table 11-4:Commanded Enable and Disable Timing

Unless otherwise noted, the following parameters are tested with AVDD = 36V and VDD = 3.0V & 3.6V



Note:<br> $1)$ 

Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.







**September** 

# T36PFD103





Notes:

1) Functionally tested only<br>2) Provided as applications

Provided as applications information only, neither guaranteed nor tested.



**\*\*Note: To evaluate the effect of VDD , AVDD and MRST\_B on PGOOD, voltage monitoring inputs UVLO, OVLO, and FEEDBACK must be in their non-fault states.**

Figure 11-5. Power Up/Down and Reset Timing Diagram



**September** 

# **36PFD103**

#### Table 11-6: Master Reset Timing

Unless otherwise noted, the following parameters are tested with  $AVDD = 36V$  and  $VDD = 3.0V$  & 3.6V



Notes:

- 1) Functionally tested only.
- 2) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.



Figure 11-6. Master Reset Timing Diagram



**September** 

Smart Power Switch Controller

# **36PFD103**

#### Table 11-7: Sleep Timing

Unless otherwise noted, the following parameters are tested with AVDD = 36V and VDD = 3.0V & 3.6V



 $\frac{Notes:}{1}$ 

Provided as applications information only, neither guaranteed nor tested.

2) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.







**September** 

# 36PFD103

#### Table 11-8: **SMBus Timing**

Unless otherwise noted, the following parameters are tested with  $AVDD = 8V$  and  $VDD = 3.0V$  & 3.6V



Notes:

- 1) SMBDIO input setup and hold times must be assured at the corresponding pins of the UT36PFD103 in relation to the input threshold voltages  $V_{T+}$  (rising edge) and  $V_T$ - (falling edge).
- 2) SMBDIO out will be valid (above/below threshold voltage) at the corresponding UT36PFD103 pin the specified duration after SMBCLK is detected LOW. CLOAD = 40pF.
- 3) Noise spikes up to the maximum Noise Spike Suppression time will be filtered by the UT36PFD103.
- 4) Provided as applications information only, neither guaranteed nor tested.
- 5) Functionally tested only.



#### Figure 11-8. SMBus Timing Diagram



### **T36PFD103**







D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

# T36PFD103







**September** 

#### Smart Power Switch Controller

# **36PFD103**



**September** 

#### Smart Power Switch Controller

# 36PFD103
















**September** 





**September** 









**September** 

#### Smart Power Switch Controller



**September** 

#### Smart Power Switch Controller





**September** 

#### Smart Power Switch Controller



**September** 



D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

**RELEASED** 

**September** 

# 36PFD103

#### **13 Detailed Functional Description**

The following sections detail the UT36PFD103 features and operational behavior in detail.

#### **13.1 PMBus® / SMBus Functional Description**

Power Management Bus (PMBus) is a powerful communication protocol standard finding extensive use in commercial power system management applications. PMBu applies a protocol transport layer to configure, control, and gather data & telemetry from targeted power system component via an SMBus network layer. The SMBus network layer of the protocol stack performs packetization and handles bus commands delivered over an I <sup>2</sup>C link and physical layer.



Figure 13-1. SPSC PMBus / SMBus Block Diagram



**September** 

Smart Power Switch Controller

## T36PFD103



Figure 13-2. PMBus / SMBus System At a Glance

The I<sup>2</sup>C link level protocol is a very simple 2-wire, AND'ed protocol which starts with an ADDRESS and DATA Direction byte followed by a packet of data being READ or WRITTEN. The following figures present typical I<sup>2</sup>C communication. The SPSC supports 100 kbps Standard Mode (SM) and 400 kbps Fast-Mode (FM) I<sup>2</sup>C data rates.





Smart Power Switch Controller

## 36PFD103





The SMBus protocol can be thought as "Applied  $I^2C''$ . The following figure summarizes the SMBus application of the I<sup>2</sup>C protocol for the purpose of facilitating PMBus™ interactions with the SPSC. For the purpose of fault tolerance, the SPSC supports a redundant pair of SMBus ports, each of which can coherently interact with the PMBus layer.



Figure 13-5. SMBus Network Layer Protocol Formatting Summary



# **T36PFD103**

Finally, the PMBus Transport layer of the network stack manages the actual register manipulations within the SPSC for the purpose of configuring, controlling, and gathering data & telemetry from the SPSC. The SPSC supports 11 PMBus commands.



### **PMBus COMMAND and DATA Examples**



Figure 13-6. PMBus Protocol Formatting and Supported Commands



#### Smart Power Switch Controller

### T36PFD103

#### 13.1.1 PMBus Command Definitions

Command: 01h OPERATION

### (BYTE READ and WRITE)



### Command: 03h CLEAR FAULTS (WRITE-only / No Data Included)

- The CLEAR FAULTS command is a WRITE-ONLY command with NO DATA included.
- The CLEAR\_FAULTS command is used to clear any fault bits that have been set.
- This command clears all bits in all status registers simultaneously.
- At the same time, the device negates (clears, releases) its SMBALERT# signal output if the device is asserting the SMBALERT# signal.
- The CLEAR\_FAULTS command does not cause a unit that has latched off for a fault condition to restart.
	- Units that have shut down for a fault condition are restarted by usual means.
	- If the fault is still present when the bit is cleared, the fault bit immediately sets again and the host is notified by the usual means.



**RELEASED** 



**September** 

Smart Power Switch Controller

### UT36PFD103



Command: 47h IOUT OC FAULT RESPONSE

(BYTE READ and WRITE)





**September** 

#### Smart Power Switch Controller

### T36PFD103



#### Table 13-1. Actual Retry Delay Values

\*\*Note that the typical delay offset of "0.5 to 1.5" is due to the sampling of the current fault latch on the next falling edge of the user's adjustable clock period (C\_TIMER), following the 2-period sampling the SPSC's internal 1.5Mhz clock. The 1.5Mhz sampling is required to synchronize the current fault latch before turning off the G\_INR FET driver.

#### STATUS VOUT (BYTE READ and WRITE) Command: 7Ah



#### Notes:

- VOUT\_UV\_FAULT is ONLY set when the FEEDBACK input transitions from HIGH-to-LOW
- If no preceding fault exists at the time VOUT\_UV\_FAULT sets, then it will be the source of the SMBAlert# assertion





**September** 

Smart Power Switch Controller

## UT36PFD103

### Command: 7Bh STATUS IOUT (BYTE READ and WRITE)



### Command: 7Ch STATUS INPUT (BYTE READ and WRITE)





**September** 

Smart Power Switch Controller

## UT36PFD103



\*\*Note: The data structure shown above is after constructing the 16-bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits 7..0 followed by HIGH byte bits 15..8.



**September** 

Smart Power Switch Controller

## UT36PFD103



\*\*Note: The data structure shown above is after constructing the 16-bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits 7..0 followed by HIGH byte bits 15..8.



**September** 

Smart Power Switch Controller

## UT36PFD103



\*\*Note: The data structure shown above is after constructing the 16-bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits 7..0 followed by HIGH byte bits 15..8.



**September** 

### Smart Power Switch Controller





Smart Power Switch Controller

# UT36PFD103

### General Call Address: 00h / Command: 06h SOFT RESET (WRITE-only)

Description: Address 00h is the General Call Address (GCA) which behaves as a "Broadcast" address to all slave devices that support the GCA. For the GCA, the SPSC supports only the SOFT RESET command 06h.

#### Behavior:

- Upon receipt of the GCA with WRITE bit, the SPSC provides and ACK and observes the COMMAND byte. If the COMMAND byte is anything other than 06h, the SPSC will NACK the message and return to wait for a new START bit.
- If the COMMAND byte is 06H, the SPSC will ACK the COMMAND byte and observe for a STOP bit or a valid PEC byte to follow.
- After receipt of the STOP bit or valid PEC with STOP bit, the SPSC will execute the SOFT\_RESET.
- SOFT\_RESET results in the following SPSC actions:
	- All resettable flops in the SPSC digital macro are reset

### **SMBus Packet Error Code (PEC)**

- The UT36PFD103 Supports PEC verification on WRITE commands and PEC generation on READ commands
- SMBus PEC uses a CRC-8-CCITT algorithm

- https://en.wikipedia.org/wiki/Cyclic redundancy check

$$
C(x) = x^8 + x^2 + x + 1
$$

• Logically, the CRC-8 Algorithm can be implemented according to the following circuit diagram with the initialization value of 00H:



• A simple C based algorithm using a CRC8 lookup table is located here: - https://www.3dbrew.org/wiki/CRC-8-CCITT

**RELEASED** 

**September** 



Smart Power Switch Controller

# T36PFD103

#### 13.1.2 SMBus Ternary Addressing with Parity

Using 5 ternary address pins plus a binary parity pin, the SPSC supports addressing for every possible SMBus slave address. Unlike binary pins, ternary pins support three states: LOW, MID, HIGH. The choice of ternary IO was used to provide full 7-bit SMBus addressing with fewer pins. The SPSC supports PMBus™ plug & play through its implementation of the SMBus Address Resolution Protocol (ARP). If the SMBus address and parity are invalid or duplicate, the power SMBus host is responsible for ARP'ing to determine which valid terminals are connected to the bus and assign new addresses to terminals that have an invalid or duplicate address set by the switch bank. The SPSC only reads the state of its ADDR[4:0] and Parity inputs while in reset. The following table provides the ternary to decimal decoding of the address pins and associated odd parity. ODD parity is calculated against the binary equivalent of the decimal value for the device address.

**RELEASED** 



# UT36PFD103



#### Table 13-2. SMBus Address and Parity Decoding

D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.



**September** 

Smart Power Switch Controller

# UT36PFD103

#### 13.1.3 SMBus Address Resolution Protocol (ARP) and Unique Device Identification (UDID)

One of the more advantageous features of PMBus/SMBus is the ability for the host controller to resolve address conflicts, enumerate the system, and dynamically assign new addresses to the target devices connected to the bus. These capabilities fall under the SMBus Address Resolution Protocol (ARP) facility. Refer to SMBus Standard Specification version 3.2, section 6.6, for full details on performing ARP. (https://470q2hhkn9g15l4bc2btbal1 wpengine.netdna-ssl.com/wp-content/uploads/2022/01/SMBus 3 2 20220112.pdf).

The following lists some of the distinguishing traits of the SMBus ARP:

- Utilizes the SMBus physical layer arbitration mechanism (ref. SMBus Specification v3.2 section 5.3.2)
- Relies on target devices having a Unique Device Identification (UDID)
- Assigned addresses remain constant while target device is powered, but retention through power loss is allowed
- No additional SMBus packet overhead is incurred after address assignment
- Any SMBus host can enumerate the bus
- Devices supporting ARP also need to support Packet Error Code (PEC)

Although describing the details of the SMBus ARP is beyond the scope of this datasheet, the Smart Power Switch Controller UDID is appropriate to describe herein.

#### 13.1.3.1 SPSC UDID

The SMBus Unique Device ID (UDID) is a 16 byte (128-bit) packet consisting of eight distinct fields. Table 13-3 depicts the SMBus UDID byte order and name of fields that make up the 16-byte UDID. The information provided by the various UDID fields serves two purposes. The first is they provide a unique code for each device connected to the SMBus network, which is essential for the host to leverage the SMBus arbitration mechanism and uniquely discover the individual devices connected to the bus. And secondly, some of the information gathered provides insight and knowledge for the host controller to understand the capabilities and relevant attributes regarding each device on the bus. A priori knowledge of expected device attributes can then be coded into the host controller's device management, or look-up tables, thereby affording it more intelligent configuration of devices connected to the SMBus network.



Table 13-3. SMBus 16-byte UDID Fields

Because the full UDID contains deterministic and variable fields it is actually a pseudo-unique device identifier. Only the last 4 bytes of the UDID are expected to be truly unique (variable) amongst devices on an SMBus network. Table 13-4 provide a more detailed breakdown of the full UDID code and includes the constant and variable bit descriptions that are specific to the SPSC.



# UT36PFD103

Smart Power Switch Controller



• Note 1: The 32-bit Vendor Specific ID is designed to produce a unique code within the full 128-bit UDID. Recognizing that all bytes 15 down to 3 are mask programmed (i.e. permanent) in the SPSC, the final three bytes are the only variable portion of the UDID and are expected to change with each power-up or master rest of the SPSC. Beginning with the counter represented in bytes [2:1], a free running counter based on an internal RC oscillator runs while the SPSC is in reset and is latched into these bytes when reset is de-asserted. The last byte [0] contains the device's SMBus Address as set by the Ternary Address pins (ADDR[4:0]). It is assumed that during PCB assembly, the use application will pin strap the ternary addresses to create unique and purposeful addresses for each SPSC on the SMBus network. If the pin strapped address plus parity do not agree or result in an invalid (i.e. reserved) SMBus address, the SPSC will take on the SMBus Default Address 61h (7<sup>'</sup>b 110 0001). If the SPSC in question is using the default address, then ARP commands can only use GENERAL command format to the device until a working address is assigned to the SPSC. If the SPSC in question has a known assigned SMBus address, then ARP commands to the device can use the DIRECTED format. Reference SMBus Specification section 6.6.3 for more details regarding GENERAL and DIRECTED ARP commands.



#### Smart Power Switch Controller

## T36PFD103

#### 13.1.3.2 SPSC Response to GET UDID Commands (GENERAL and DIRECTED)

While the UDID code consists of 16-bytes, the SMBus host controller performing an ARP GET UDID command in both the GENERAL and DIRECTED formats will result in 22-byte packets; with only a small variation in the second  $(2<sup>nd</sup>)$  and twenty-first  $(21<sup>st</sup>)$  bytes of the packet. If the application will employ ARP, it is strongly recommended that the software engineer thoroughly read section 6.6 and the corresponding subsections of the SMBus standard specification. As a means to help the software engineer decipher the GET UDID packets from the SPSC, Figure 13-7 and Figure 13-8 depict the GENERAL and DIRECTED GET UDID byte values expected from the SPSC, respectively. Note, the gray shading in the two SMBus packet diagrams indicate a data bit driven by the SMBus target device and unshaded bits are driven by the SMBus host. This is consistent with the diagram shading convention used by the SMBus specification.















Figure 13-7. ARP **GENERAL** GET UDID Command with SPSC Ternary Address 29h (41 decimal)





# T36PFD103



Figure 13-8. ARP **DIRECTED** GET UDID Command with SPSC Ternary Address 29h (41 decimal)

Byte 20 Byte 21

For illustration purposes, the previous figures describing the actual SMBus packet bitstream with a typical SPSC includes an example ternary address set for the device to decimal address 41 (29h) representing ternary address pin settings ADDR[4:0] = LMMMH and PARITY = LOW. Note, if a host re-assigned the target address using the ASSIGN ADDRESS ARP command, Byte 1 and Byte 20 would reflect the most recently assigned address. Byte 19 (UDID byte 0) would always reflect the device address set by the ternary address pins – assuming they reflect a valid address – or the SMBus Default Address 61h.



**RELEASED** 

**September** 



D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

**RELEASED** 

**September** 

**CAES ADVANCED** 

# 36PFD103

#### **14 Application Configurations**

Figure 14-1 presents the essential configuration of the SPSC proving Load-Switch control with inrush current limiting and eFuse protection for current and voltage faults. In this application scenario a single discrete command is provided by power system manager to enable/disable device operation. Two digital flags are also provided to the system manager to indicate when a current limit fault has occurred and when the monitored power rails are all good.



Figure 14-1. Essential Hot Swap Controller Configuration with eFuse Fault Protection

### Smart Power Switch Controller T36PFD103

Although power system manager command and control of the SPSC is not depicted, Figure 14-2 demonstrates the efficient routing of essential analog and switch control signals when providing inrush current limited, hot swap control with eFuse protection and an added ORing FET acting as an Ideal Diode. For this application, the EN\_B, EN\_INR and EN\_OR pins could be strapped to automatically enable power switching control or alternatively they could be driven by the power system manager.

If digitized telemetry and more detailed status information is required, employ PMBus functionality by interfacing system manager containing an I2C serial port to the SPSC SMBus port. The available digitized telemetry includes 10-bit, single ended representation of the IMON pin, and a scaled representation of the voltage on VIN and VOUT.

To disable the PMBus feature on the SPSC, simply ground the PMB\_EN input. All other PMBus related signals may be left floating.



Figure 14-2. Essential SPSC Load-Switch control with eFuse protection and Ideal Diode



D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

# 36PFD103

### **15 Packaging Drawings**

(Package Mass = 2.3gm)







**September** 

# **36PFD103**

### **16 Ordering information**

#### **16.1 CAES Part Number**

Generic Datasheet Part Numbering



**NOTES:** 

- 1. Lead finish (A, C, or X) must be specified.<br>2. If and "X" is specified when ordering, then
- 2. If and "X" is specified when ordering, then the part marking will match the lead finish applied to the device shipped
- 3. Prototype Flow per CAES Manufacturing Flows Document. Lead finish is Factory Option "X" only. Radiation is neither tested nor guaranteed.
- 4. HiRel Flow per CAES Manufacturing Flows Document.
- 5. Constellation Flow per CAES Manufacturing Flows Document. Radiation TID tolerance may (or may not) be ordered.



# 36PFD103

#### **16.2 SMD Part Number**



#### **NOTES:**

- 1. Lead finish must be specified. If "X" is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
- 2. If ordering bare die, the lead finish refers to the associated die detail drawing in the SMD. The sequence follows the English alphabet, beginning with "A".



70

# UT36PFD103

### **17 Revision History**







#### Smart Power Switch Controller




D

ATA

 $\boldsymbol{\mathsf{C}}$ H E  $\overline{\mathbb{R}}$ T.

**RELEASED** 

**September** 

## T36PFD103

## **Datasheet Definitions**



## **ECCN Classification 9A515.e.1**

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

